Towards the realistic `virtual hardware'

Yuichiro Shibata, Hidenori Miyazaki, Xiao Ping Ling, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

WASMII is a virtual hardware system that executes dataflow algorithms. It is based on an MPLD (Multifunction Programming Logic Device), an extended FPGA (Field Programmable Gate Array) that implements multiple sets of functions as configurations of a single chip. An algorithm to be executed on WASMII is written in the DFC dataflow language and then translated into a collection of FPGA configurations, each representing a page-sized subgraph of the dataflow graph. Although we have developed an emulation system and software environment for WASMII, it has tended to be an unrealistic system due to the difficulty of the MPLD implementation. However, with recent technologies of semiconductors, FPGA and DRAM can be implemented into a single LSI chip. By using the column buffer of the DRAM array as a configuration memory of an FPGA, replacement of configuration data can be done almost the same speed as an MPLD. Compared with the MPLD approach, a large amount of data can be stored in the integrated DRAM. Initial simulation results show that such a chip can almost save the loss caused by data transfer from the off chip memory of original WASMII.

Original languageEnglish
Title of host publicationProceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems
EditorsA. Veidenbaum, K. Joe
PublisherIEEE Comp Soc
Pages50-55
Number of pages6
Publication statusPublished - 1997
EventProceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems - Maui, HI, USA
Duration: 1997 Oct 221997 Oct 24

Other

OtherProceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems
CityMaui, HI, USA
Period97/10/2297/10/24

Fingerprint

Logic devices
Field programmable gate arrays (FPGA)
Dynamic random access storage
Hardware
Data storage equipment
Data transfer
Semiconductor materials

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Shibata, Y., Miyazaki, H., Ling, X. P., & Amano, H. (1997). Towards the realistic `virtual hardware'. In A. Veidenbaum, & K. Joe (Eds.), Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems (pp. 50-55). IEEE Comp Soc.

Towards the realistic `virtual hardware'. / Shibata, Yuichiro; Miyazaki, Hidenori; Ling, Xiao Ping; Amano, Hideharu.

Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems. ed. / A. Veidenbaum; K. Joe. IEEE Comp Soc, 1997. p. 50-55.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shibata, Y, Miyazaki, H, Ling, XP & Amano, H 1997, Towards the realistic `virtual hardware'. in A Veidenbaum & K Joe (eds), Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems. IEEE Comp Soc, pp. 50-55, Proceedings of the 1997 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, Maui, HI, USA, 97/10/22.
Shibata Y, Miyazaki H, Ling XP, Amano H. Towards the realistic `virtual hardware'. In Veidenbaum A, Joe K, editors, Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems. IEEE Comp Soc. 1997. p. 50-55
Shibata, Yuichiro ; Miyazaki, Hidenori ; Ling, Xiao Ping ; Amano, Hideharu. / Towards the realistic `virtual hardware'. Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems. editor / A. Veidenbaum ; K. Joe. IEEE Comp Soc, 1997. pp. 50-55
@inproceedings{a4a2d81c1e3a4d61bf9bd742ac87f631,
title = "Towards the realistic `virtual hardware'",
abstract = "WASMII is a virtual hardware system that executes dataflow algorithms. It is based on an MPLD (Multifunction Programming Logic Device), an extended FPGA (Field Programmable Gate Array) that implements multiple sets of functions as configurations of a single chip. An algorithm to be executed on WASMII is written in the DFC dataflow language and then translated into a collection of FPGA configurations, each representing a page-sized subgraph of the dataflow graph. Although we have developed an emulation system and software environment for WASMII, it has tended to be an unrealistic system due to the difficulty of the MPLD implementation. However, with recent technologies of semiconductors, FPGA and DRAM can be implemented into a single LSI chip. By using the column buffer of the DRAM array as a configuration memory of an FPGA, replacement of configuration data can be done almost the same speed as an MPLD. Compared with the MPLD approach, a large amount of data can be stored in the integrated DRAM. Initial simulation results show that such a chip can almost save the loss caused by data transfer from the off chip memory of original WASMII.",
author = "Yuichiro Shibata and Hidenori Miyazaki and Ling, {Xiao Ping} and Hideharu Amano",
year = "1997",
language = "English",
pages = "50--55",
editor = "A. Veidenbaum and K. Joe",
booktitle = "Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",
publisher = "IEEE Comp Soc",

}

TY - GEN

T1 - Towards the realistic `virtual hardware'

AU - Shibata, Yuichiro

AU - Miyazaki, Hidenori

AU - Ling, Xiao Ping

AU - Amano, Hideharu

PY - 1997

Y1 - 1997

N2 - WASMII is a virtual hardware system that executes dataflow algorithms. It is based on an MPLD (Multifunction Programming Logic Device), an extended FPGA (Field Programmable Gate Array) that implements multiple sets of functions as configurations of a single chip. An algorithm to be executed on WASMII is written in the DFC dataflow language and then translated into a collection of FPGA configurations, each representing a page-sized subgraph of the dataflow graph. Although we have developed an emulation system and software environment for WASMII, it has tended to be an unrealistic system due to the difficulty of the MPLD implementation. However, with recent technologies of semiconductors, FPGA and DRAM can be implemented into a single LSI chip. By using the column buffer of the DRAM array as a configuration memory of an FPGA, replacement of configuration data can be done almost the same speed as an MPLD. Compared with the MPLD approach, a large amount of data can be stored in the integrated DRAM. Initial simulation results show that such a chip can almost save the loss caused by data transfer from the off chip memory of original WASMII.

AB - WASMII is a virtual hardware system that executes dataflow algorithms. It is based on an MPLD (Multifunction Programming Logic Device), an extended FPGA (Field Programmable Gate Array) that implements multiple sets of functions as configurations of a single chip. An algorithm to be executed on WASMII is written in the DFC dataflow language and then translated into a collection of FPGA configurations, each representing a page-sized subgraph of the dataflow graph. Although we have developed an emulation system and software environment for WASMII, it has tended to be an unrealistic system due to the difficulty of the MPLD implementation. However, with recent technologies of semiconductors, FPGA and DRAM can be implemented into a single LSI chip. By using the column buffer of the DRAM array as a configuration memory of an FPGA, replacement of configuration data can be done almost the same speed as an MPLD. Compared with the MPLD approach, a large amount of data can be stored in the integrated DRAM. Initial simulation results show that such a chip can almost save the loss caused by data transfer from the off chip memory of original WASMII.

UR - http://www.scopus.com/inward/record.url?scp=0031369471&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031369471&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0031369471

SP - 50

EP - 55

BT - Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems

A2 - Veidenbaum, A.

A2 - Joe, K.

PB - IEEE Comp Soc

ER -