Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology

Masahiro Kubo; Taro Kosaka; Takanori Miyawaki; Kota Ito; Nobuhiko Nakano

doi:10.1109/ISPACS.2016.7824689

Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology

Masahiro Kubo, Taro Kosaka, Takanori Miyawaki, Kota Ito, Nobuhiko Nakano

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Patch-clamp measurement system is one of the useful techniques in the field of Electrophysiology. This technique makes it possible to measure ion current and is expected to contribution of the treatment of neurological disease and elucidation of the neuronal activity. In this paper, we propose multi-channel patch-clamp measurement system. The system is composed of I-V converter, parasitic components compensation circuit, programmable gain amplifier, anti-aliasing filter, multiplexer, and serial to parallel converter. The current-to-voltage conversion rate of the whole system is a maximum 379 Gohm. The input referred current noise is achieved 1.86 pArms in simulation, 2.09 pArms in measurement. In order to fine tune the cutoff frequency of entire system, the variable capacitance is used for the filter. It is possible to eliminate the influence of variations between the channels in a multi-channel system. The system was fabricated using the 0.18um CMOS process. 8-channel system is implemented in a chip size of 2.5 mm times 5 mm.

Original language	English
Title of host publication	2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781509006298
DOIs	https://doi.org/10.1109/ISPACS.2016.7824689
Publication status	Published - 2017 Jan 18
Event	2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016 - Phuket, Thailand Duration: 2016 Oct 24 → 2016 Oct 27

Other

Other	2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016
Country	Thailand
City	Phuket
Period	16/10/24 → 16/10/27

Keywords

Anti-aliasing filter
Electrophysiology
I-V converter
Low-noise amplifier
Patch-clamp measurement
Programmable gain amplifier

ASJC Scopus subject areas

Computer Networks and Communications
Signal Processing
Instrumentation

Access to Document

10.1109/ISPACS.2016.7824689

Fingerprint Dive into the research topics of 'Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology'. Together they form a unique fingerprint.

Cite this

Kubo, M., Kosaka, T., Miyawaki, T., Ito, K., & Nakano, N. (2017). Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology. In 2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016 [7824689] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISPACS.2016.7824689

Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology. / Kubo, Masahiro; Kosaka, Taro; Miyawaki, Takanori; Ito, Kota; Nakano, Nobuhiko.

2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016. Institute of Electrical and Electronics Engineers Inc., 2017. 7824689.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kubo, M, Kosaka, T, Miyawaki, T, Ito, K & Nakano, N 2017, Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology. in 2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016., 7824689, Institute of Electrical and Electronics Engineers Inc., 2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016, Phuket, Thailand, 16/10/24. https://doi.org/10.1109/ISPACS.2016.7824689

Kubo M, Kosaka T, Miyawaki T, Ito K, Nakano N. Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology. In 2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016. Institute of Electrical and Electronics Engineers Inc. 2017. 7824689 https://doi.org/10.1109/ISPACS.2016.7824689

@inproceedings{e73f112f8e744effaf3fe7e61f3ab6d0,

title = "Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology",

abstract = "Patch-clamp measurement system is one of the useful techniques in the field of Electrophysiology. This technique makes it possible to measure ion current and is expected to contribution of the treatment of neurological disease and elucidation of the neuronal activity. In this paper, we propose multi-channel patch-clamp measurement system. The system is composed of I-V converter, parasitic components compensation circuit, programmable gain amplifier, anti-aliasing filter, multiplexer, and serial to parallel converter. The current-to-voltage conversion rate of the whole system is a maximum 379 Gohm. The input referred current noise is achieved 1.86 pArms in simulation, 2.09 pArms in measurement. In order to fine tune the cutoff frequency of entire system, the variable capacitance is used for the filter. It is possible to eliminate the influence of variations between the channels in a multi-channel system. The system was fabricated using the 0.18um CMOS process. 8-channel system is implemented in a chip size of 2.5 mm times 5 mm.",

keywords = "Anti-aliasing filter, Electrophysiology, I-V converter, Low-noise amplifier, Patch-clamp measurement, Programmable gain amplifier",

author = "Masahiro Kubo and Taro Kosaka and Takanori Miyawaki and Kota Ito and Nobuhiko Nakano",

year = "2017",

month = jan,

day = "18",

doi = "10.1109/ISPACS.2016.7824689",

language = "English",

booktitle = "2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016 ; Conference date: 24-10-2016 Through 27-10-2016",

}

TY - GEN

T1 - Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology

AU - Kubo, Masahiro

AU - Kosaka, Taro

AU - Miyawaki, Takanori

AU - Ito, Kota

AU - Nakano, Nobuhiko

PY - 2017/1/18

Y1 - 2017/1/18

N2 - Patch-clamp measurement system is one of the useful techniques in the field of Electrophysiology. This technique makes it possible to measure ion current and is expected to contribution of the treatment of neurological disease and elucidation of the neuronal activity. In this paper, we propose multi-channel patch-clamp measurement system. The system is composed of I-V converter, parasitic components compensation circuit, programmable gain amplifier, anti-aliasing filter, multiplexer, and serial to parallel converter. The current-to-voltage conversion rate of the whole system is a maximum 379 Gohm. The input referred current noise is achieved 1.86 pArms in simulation, 2.09 pArms in measurement. In order to fine tune the cutoff frequency of entire system, the variable capacitance is used for the filter. It is possible to eliminate the influence of variations between the channels in a multi-channel system. The system was fabricated using the 0.18um CMOS process. 8-channel system is implemented in a chip size of 2.5 mm times 5 mm.

AB - Patch-clamp measurement system is one of the useful techniques in the field of Electrophysiology. This technique makes it possible to measure ion current and is expected to contribution of the treatment of neurological disease and elucidation of the neuronal activity. In this paper, we propose multi-channel patch-clamp measurement system. The system is composed of I-V converter, parasitic components compensation circuit, programmable gain amplifier, anti-aliasing filter, multiplexer, and serial to parallel converter. The current-to-voltage conversion rate of the whole system is a maximum 379 Gohm. The input referred current noise is achieved 1.86 pArms in simulation, 2.09 pArms in measurement. In order to fine tune the cutoff frequency of entire system, the variable capacitance is used for the filter. It is possible to eliminate the influence of variations between the channels in a multi-channel system. The system was fabricated using the 0.18um CMOS process. 8-channel system is implemented in a chip size of 2.5 mm times 5 mm.

KW - Anti-aliasing filter

KW - Electrophysiology

KW - I-V converter

KW - Low-noise amplifier

KW - Patch-clamp measurement

KW - Programmable gain amplifier

UR - http://www.scopus.com/inward/record.url?scp=85015093073&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85015093073&partnerID=8YFLogxK

U2 - 10.1109/ISPACS.2016.7824689

DO - 10.1109/ISPACS.2016.7824689

M3 - Conference contribution

AN - SCOPUS:85015093073

BT - 2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016

Y2 - 24 October 2016 through 27 October 2016

ER -