Variable supply-voltage scheme for low-power high-speed CMOS digital design

Tadahiro Kuroda, Kojiro Suzuki, Shinji Mita, Tetsuya Fujita, Fumiyuki Yamane, Fumihiko Sano, Akihiko Chiba, Yoshinori Watanabe, Koji Matsuda, Takeo Maeda, Takayasu Sakurai, Tohru Furuyama

    Research output: Contribution to journalArticlepeer-review

    196 Citations (Scopus)

    Abstract

    This paper describes a variable supply-voltage (VS) scheme. From an external supply, the VS scheme automatically generates minimum internal supply voltages by feedback control of a buck converter, a speed detector, and a timing controller so that they meet the demand on its operation frequency. A 32-b RISC core processor is developed in a 0.4-μm CMOS technology which optimally controls the internal supply voltages with the VS scheme and the threshold voltages through substrate bias control. Performance in MIPS/W is improved by a factor of more than two compared with its conventional CMOS design.

    Original languageEnglish
    Pages (from-to)454-461
    Number of pages8
    JournalIEEE Journal of Solid-State Circuits
    Volume33
    Issue number3
    DOIs
    Publication statusPublished - 1998 Mar

    Keywords

    • Buck converter
    • Low power CMOS circuits
    • Low threshold voltage
    • Low voltage

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Fingerprint

    Dive into the research topics of 'Variable supply-voltage scheme for low-power high-speed CMOS digital design'. Together they form a unique fingerprint.

    Cite this