Wire-speed implementation of sliding-window aggregate operator over out-of-order data streams

Yasin Oge, Masato Yoshimi, Takefumi Miyoshi, Hideyuki Kawashima, Hidetsugu Irie, Tsutomu Yoshinaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

This paper shows the design and evaluation of an FPGA-based accelerator for sliding-window aggregation over data streams with out-of-order data arrival. We propose an order-agnostic hardware implementation technique for windowing operators based on a one-pass query evaluation strategy called Window-ID, which is originally proposed for software implementation. The proposed implementation succeeds to process out-of-order data items, or tuples, at wire speed due to the simultaneous evaluations of overlapping sliding-windows. In order to verify the effectiveness of the proposed approach, we have also implemented an experimental system as a case study. Our experiments demonstrate that the proposed accelerator with a network interface achieves an effective throughput around 760 Mbps or equivalently nearly 6 million tuples per second, by fully utilizing the available bandwidth of the network interface.

Original languageEnglish
Title of host publicationProceedings - IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013
PublisherIEEE Computer Society
Pages55-60
Number of pages6
ISBN (Print)9780768550862
DOIs
Publication statusPublished - 2013 Jan 1
Externally publishedYes
Event2013 IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013 - Tokyo, Japan
Duration: 2013 Sep 262013 Sep 28

Publication series

NameProceedings - IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013

Other

Other2013 IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013
CountryJapan
CityTokyo
Period13/9/2613/9/28

Keywords

  • Data stream processing
  • Disordered data
  • FPGA
  • Sliding-window aggregates
  • Stream punctuation

ASJC Scopus subject areas

  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Wire-speed implementation of sliding-window aggregate operator over out-of-order data streams'. Together they form a unique fingerprint.

  • Cite this

    Oge, Y., Yoshimi, M., Miyoshi, T., Kawashima, H., Irie, H., & Yoshinaga, T. (2013). Wire-speed implementation of sliding-window aggregate operator over out-of-order data streams. In Proceedings - IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013 (pp. 55-60). [6657904] (Proceedings - IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013). IEEE Computer Society. https://doi.org/10.1109/MCSoC.2013.23