300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS

Kojiro Suzuki, Shinji Mita, Tetsuya Fujita, Fumiyuki Yamane, Fumihiko Sano, Akihiko Chiba, Yoshinori Watanabe, Koji Matsuda, Takeo Maeda, Tadahiro Kuroda

研究成果: Conference article査読

34 被引用数 (Scopus)

抄録

A 300 MIPS/W RISC core processor with variable supply-voltage (VS) scheme in variable threshold-voltage CMOS (VTCMOS) is presented. Performance in MIPS/W can be improved by a factor of more than two with no modification in the RISC core except for substrate contacts for the VTCMOS. From a 3.3 V external power supply the VS scheme automatically generates minimum internal supply voltages which meet the demand on its operation frequency.

本文言語English
ページ(範囲)587-590
ページ数4
ジャーナルProceedings of the Custom Integrated Circuits Conference
出版ステータスPublished - 1997 1 1
外部発表はい
イベントProceedings of the 1997 IEEE Custom Integrated Circuits Conference - Santa Clara, CA, USA
継続期間: 1997 5 51997 5 8

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル