A 0.5V 65nm-CMOS single phase clocked bootstrapped switch with rise time accelerator

Akira Shikata, Ryota Sekimoto, Hiroki Ishikuro

    研究成果: Conference contribution

    8 引用 (Scopus)

    抜粋

    This paper presents a twice the supply voltage bootstrapped switch with the proposed rise time accelerator that has high linearity and fast rising with single phase clock input at low voltage. The proposed rise time accelerator improves rising time and ensures circuit operation at extremely low supply voltage without any complex timing generation circuit. The prototype switch is designed in 65nm CMOS process and the simulation results show that the power consumption of quasi differential bootstrapped switch is less than 11nW/MHz at a supply voltage of 0.5V with 10MS/sec. The third order harmonic distortion (HD3) is 104dB with sampling capacitor of 1.28pF.

    元の言語English
    ホスト出版物のタイトルProceedings of the 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010
    ページ1015-1018
    ページ数4
    DOI
    出版物ステータスPublished - 2010 12 1
    イベント2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 - Kuala Lumpur, Malaysia
    継続期間: 2010 12 62010 12 9

    出版物シリーズ

    名前IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

    Other

    Other2010 Asia Pacific Conference on Circuit and System, APCCAS 2010
    Malaysia
    Kuala Lumpur
    期間10/12/610/12/9

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    フィンガープリント A 0.5V 65nm-CMOS single phase clocked bootstrapped switch with rise time accelerator' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Shikata, A., Sekimoto, R., & Ishikuro, H. (2010). A 0.5V 65nm-CMOS single phase clocked bootstrapped switch with rise time accelerator. : Proceedings of the 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 (pp. 1015-1018). [5774976] (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). https://doi.org/10.1109/APCCAS.2010.5774976