A 65 f J/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3d system integration

Kiichi Niitsu, Shusuke Kawai, Noriyuki Miura, Hiroki Ishikuro, Tadahiro Kuroda

    研究成果: Conference contribution

    13 被引用数 (Scopus)

    抄録

    This paper discusses a low-power inductive-coupling link in 90 nm CMOS. The novel transmitter circuit using charge recycling technique for power-aware three-dimensional (3D) system integration is proposed and investigated. Cross-type daisy chain enables charge recycling and achieves power reduction while keeping communication performance such as high timing margin, low bit error rate and high bandwidth. There are two design issues in cross-type daisy, one is pulse amplitude reduction and another is inter-channel skew. To compensate them, inductor design and replica circuit is proposed and investigated. Test chips were designed and fabricated in 90nm CMOS to verify the proposed transmitter. Measured result showed that proposed cross-type daisy chain transmitter achieved an energy efficiency of 65 fj/bit without degrading any of timing margin, data rate and bit error rate.

    本文言語English
    ホスト出版物のタイトルProceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
    ページ97-100
    ページ数4
    DOI
    出版ステータスPublished - 2008 12 1
    イベント2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 - Fukuoka, Japan
    継続期間: 2008 11 32008 11 5

    出版物シリーズ

    名前Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008

    Other

    Other2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
    CountryJapan
    CityFukuoka
    Period08/11/308/11/5

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering

    フィンガープリント 「A 65 f J/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3d system integration」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

    引用スタイル