A cost-effective context memory structure for dynamically reconfigurable processors

Masayasu Suzuki, Yohei Hasegawa, Vu Manh Tuan, Shohei Abe, Hideharu Amano

研究成果: Conference contribution

7 被引用数 (Scopus)

抄録

Multicontext reconfigurable processors can switch its configuration in a single clock cycle by providing a context memory in each of the processing elements. Although these processors have proven to be powerful in many applications, the number of contexts is often not enough. The context translation table which translates the global instruction pointer, or the global logical context number, into a local physical context number is proposed to realize a larger application while reducing the actual context memories. Our evaluation using NEC Electronics' DRP-1 shows that the proposed method is effective when the size of the tile is small and the number of context is large. In the most efficient case, the required number of contexts is reduced to 25%, and the total amount of configuration data becomes 6.9%. The template configuration method which extends this idea harnesses the power of multicontext devices by storing basic contexts as templates and combining them to form the actual contexts. While effective in theory, our evaluation shows that the return in adopting such mechanisms in more finer processors as the DRP-1 is minimal where the size of the context memory adds up relative to the number of processing units.

本文言語English
ホスト出版物のタイトル20th International Parallel and Distributed Processing Symposium, IPDPS 2006
出版社IEEE Computer Society
ISBN(印刷版)1424400546, 9781424400546
DOI
出版ステータスPublished - 2006
イベント20th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2006 - Rhodes Island, Greece
継続期間: 2006 4月 252006 4月 29

出版物シリーズ

名前20th International Parallel and Distributed Processing Symposium, IPDPS 2006
2006

Conference

Conference20th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2006
国/地域Greece
CityRhodes Island
Period06/4/2506/4/29

ASJC Scopus subject areas

  • 工学(全般)

フィンガープリント

「A cost-effective context memory structure for dynamically reconfigurable processors」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル