A flexible hardware barrier mechanism for many-core processors

Takeshi Soga, Hiroshi Sasaki, Tomoya Hirao, Masaaki Kondo, Koji Inoue

研究成果: Conference contribution

3 被引用数 (Scopus)

抄録

This paper proposes a new hardware barrier mechanism which offers the flexibility to select which cores should join the synchronization, allowing for executing multiple multi-threaded applications by dividing a many-core processor into several groups. Experimental results based on an RTL simulation show that our hardware barrier achieves a 66-fold reduction in latency over typical software based implementations, with a hardware overhead of the processor of only 1.8%. Additionally, we demonstrate that the proposed mechanism is sufficiently flexible to cover a variety of core groups with minimal hardware overhead.

本文言語English
ホスト出版物のタイトル20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015
出版社Institute of Electrical and Electronics Engineers Inc.
ページ61-68
ページ数8
ISBN(電子版)9781479977925
DOI
出版ステータスPublished - 2015 3月 11
外部発表はい
イベント2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015 - Chiba, Japan
継続期間: 2015 1月 192015 1月 22

出版物シリーズ

名前20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015

Other

Other2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015
国/地域Japan
CityChiba
Period15/1/1915/1/22

ASJC Scopus subject areas

  • コンピュータ サイエンスの応用
  • 電子工学および電気工学
  • 制御およびシステム工学
  • モデリングとシミュレーション

フィンガープリント

「A flexible hardware barrier mechanism for many-core processors」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル