A Highly Linear Amp-Less Interface Circuit for Capacitive Sensors with ΔΣ C-DAC

Yuya Maekawa, Syuya Nakagawa, Hiroki Ishikuro

研究成果: Conference contribution

抄録

This paper proposes a low power amp-less interface circuit for capacitive sensors. In the proposed circuit, the charge on the sensor capacitance is compared to the charge on the reference capacitance and converted to a digital value by SAR logic. The proposed circuit can achieve high linearity by using a 1-bit digital ΔΣ modulator and single reference capacitance. The effectiveness of the proposed system was demonstrated by system simulation.

本文言語English
ホスト出版物のタイトルProceedings of 2020 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2020
編集者Xuan-Tu Tran, Duy-Hieu Bui
出版社Institute of Electrical and Electronics Engineers Inc.
ページ118-120
ページ数3
ISBN(電子版)9781728193960
DOI
出版ステータスPublished - 2020 12 8
イベント16th IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2020 - Virtual, Halong, Viet Nam
継続期間: 2020 12 82020 12 10

出版物シリーズ

名前Proceedings of 2020 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2020

Conference

Conference16th IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2020
CountryViet Nam
CityVirtual, Halong
Period20/12/820/12/10

ASJC Scopus subject areas

  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality
  • Artificial Intelligence
  • Computer Networks and Communications

フィンガープリント 「A Highly Linear Amp-Less Interface Circuit for Capacitive Sensors with ΔΣ C-DAC」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル