A leakage efficient instruction TLB design for embedded processors

Zhao Lei, Hui Xu, Daisuke Ikebuchi, Tetsuya Sunata, Mitaro Namiki, Hideharu Amano

研究成果: Article

抜粋

This paper presents a leakage-efficient instruction TLB (Translation Lookaside Buffer) design for embedded processors. The key observation is that when programs enter a physical page, the following instructions tend to be fetched from the same page for a rather long time. Thus, by employing a small storage component which holds the recent address-translation information, the TLB access frequency can be drastically decreased, and the instruction TLB can be turned into the low-leakage mode with the dual voltage supply technique. Based on such a design philosophy, three leakage control policies are proposed to maximize the leakage reduction efficiency. Evaluation results with eight MiBench programs show that the proposed design can reduce the leakage power of the instruction TLB by 50% on average, with only 0.01% performance degradation.

元の言語English
ページ(範囲)1565-1574
ページ数10
ジャーナルIEICE Transactions on Information and Systems
E94-D
発行部数8
DOI
出版物ステータスPublished - 2011 8

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence

フィンガープリント A leakage efficient instruction TLB design for embedded processors' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用