A wireless real-time on-chip bus trace system

Shusuke Kawai, Takayuki Ikari, Yutaka Takikawa, Hiroki Ishikuro, Tadahiro Kuroda

    研究成果: Conference contribution

    1 引用 (Scopus)

    抜粋

    A 480Mb/s wireless real-time bus trace system with a pulse-based inductive coupling channel array was developed using a 0.25nm CMOS digital process. The size and pitch of the inductor array are determined by numerical calculation to optimize the tradeoff between the channel coupling, crosstalk, and alignment tolerance. A low-power quasi-synchronous system is proposed to obtain an enough timing margin for RX pulse detection under the presence of the clock skew.

    元の言語English
    ホスト出版物のタイトルProceedings of the ASP-DAC 2009
    ホスト出版物のサブタイトルAsia and South Pacific Design Automation Conference 2009
    ページ91-92
    ページ数2
    DOI
    出版物ステータスPublished - 2009 4 20
    イベントAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009 - Yokohama, Japan
    継続期間: 2009 1 192009 1 22

    出版物シリーズ

    名前Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

    Other

    OtherAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009
    Japan
    Yokohama
    期間09/1/1909/1/22

    ASJC Scopus subject areas

    • Computer Science Applications
    • Computer Graphics and Computer-Aided Design
    • Electrical and Electronic Engineering

    フィンガープリント A wireless real-time on-chip bus trace system' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Kawai, S., Ikari, T., Takikawa, Y., Ishikuro, H., & Kuroda, T. (2009). A wireless real-time on-chip bus trace system. : Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009 (pp. 91-92). [4796447] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2009.4796447