An efficient compilation of coarse-grained reconfigurable architectures utilizing pre-optimized sub-graph mappings

Ayaka Ohwada, Takuya Kojima, Hideharu Amano

研究成果: Conference contribution

抄録

In recent years, IoT devices have become widespread, and energy-efficient coarse-grained reconfigurable architectures (CGRAs) have attracted attention. CGRAs comprise several processing units called processing elements (PEs) arranged in a two-dimensional array. The operations of PEs and the interconnections between them are adaptively changed depending on a target application, and this contributes to a higher energy efficiency compared to general-purpose processors. The application kernel executed on CGRAs is represented as a data flow graph (DFG), and CGRA compilers are responsible for mapping the DFG onto the PE array. Thus, mapping algorithms significantly influence the performance and power efficiency of CGRAs as well as the compile time. This paper proposes POCOCO, a compiler framework for CGRAs that can use pre-optimized subgraph mappings. This contributes to reducing the compiler optimization task. To leverage the subgraph mappings, we extend an existing mapping method based on a genetic algorithm. Experiments on three architectures demonstrated that the proposed method reduces the optimization time by 48%, on an average, for the best case of the three architectures.

本文言語English
ホスト出版物のタイトルProceedings - 30th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2022
編集者Arturo Gonzalez-Escribano, Jose Daniel Garcia, Massimo Torquati, Amund Skavhaug
出版社Institute of Electrical and Electronics Engineers Inc.
ページ1-9
ページ数9
ISBN(電子版)9781665469586
DOI
出版ステータスPublished - 2022
イベント30th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2022 - Valladolid, Spain
継続期間: 2022 3月 92022 3月 11

出版物シリーズ

名前Proceedings - 30th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2022

Conference

Conference30th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2022
国/地域Spain
CityValladolid
Period22/3/922/3/11

ASJC Scopus subject areas

  • コンピュータ ネットワークおよび通信
  • ハードウェアとアーキテクチャ
  • 情報システムおよび情報管理

フィンガープリント

「An efficient compilation of coarse-grained reconfigurable architectures utilizing pre-optimized sub-graph mappings」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル