An intra-task DVFS technique based on statistical analysis of hardware events

Hiroshi Sasaki, Yoshimichi Ikeda, Masaaki Kondo, Hiroshi Nakamura

研究成果: Conference contribution

8 被引用数 (Scopus)

抄録

The importance and demand for various types of optimization techniques for program execution is growing rapidly. In particular, dynamic optimization techniques are regarded as important. Although conventional techniques usually generated an execution model for dynamic optimization by qualitatively analyzing the behaviors of computer systems in a knowledge-based manner, the proposed technique generates models by statistically analyzing the behaviors from quantitative data of hardware events. In the present paper, a novel dynamic voltage and frequency scaling (DVFS) method based on statistical analysis is proposed. The proposed technique is a hybrid technique in which static information, such as the breakpoint of program phases and, dynamic information, such as the number of cache misses given by the performance counter, are used together. Relationships between the performance and values of performance counters are learned statistically in advance. The compiler then inserts a run-time code for predicting the performance and setting the appropriate frequency/voltage depending on the predicted performance. The proposed technique can greatly reduce the energy consumption while satisfying soft timing constraints.

本文言語English
ホスト出版物のタイトル2007 Computing Frontiers, Conference Proceedings
ページ123-130
ページ数8
DOI
出版ステータスPublished - 2007
外部発表はい
イベント4th Conference On Computing Frontiers 2007 - Ischia, Italy
継続期間: 2007 5 72007 5 9

出版物シリーズ

名前2007 Computing Frontiers, Conference Proceedings

Conference

Conference4th Conference On Computing Frontiers 2007
国/地域Italy
CityIschia
Period07/5/707/5/9

ASJC Scopus subject areas

  • コンピュータ サイエンス(全般)

フィンガープリント

「An intra-task DVFS technique based on statistical analysis of hardware events」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル