Cache controller design on ultra low leakage embedded processors

Zhao Lei, Hui Xu, Naomi Seki, Saito Yoshiki, Yohei Hasegawa, Kimiyoshi Usami, Hideharu Amano

研究成果: Conference article

抜粋

A leakage-efficient cache controller design targeted on ultra low power embedded processors is proposed. The key insight is that a large circuits subset is accessed only when cache misses happen. By utilizing the fine-grained run-time power gating technique, such a subset can be dynamically powered-off as a power gated domain. Two simple but effective sleeping control policies are proposed to assure the leakage reduction effect; and to eliminate the impact of wake-up process, a latency cancellation mechanism is also proposed. Evaluation results show, in 90nm CMOS technology, 69% and 64% of leakage power can be reduced for instruction cache controller and data cache controller without performance degradation.

元の言語English
ページ(範囲)171-182
ページ数12
ジャーナルLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
5455 LNCS
DOI
出版物ステータスPublished - 2009 4 6
イベント22nd International Conference on Architecture of Computing Systems - ARCS 2009 - Delft, Netherlands
継続期間: 2009 3 102009 3 13

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Computer Science(all)

フィンガープリント Cache controller design on ultra low leakage embedded processors' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用