CMOS layout design of the hysteresis McCulloch-Pitts neuron

T. Kurokawa, K. C. Lee, Y. B. Cho, Y. Takefuji

研究成果: Article査読

5 被引用数 (Scopus)

抄録

A McCulloch-Pitts neuron is the simplified neuron model which has been successfully used for many optimisation problems. The neural network with the hysteresis property can suppress the oscillatory behaviours of neural dynamics so that the convergence time is shortened. In this paper, digital CMOS layout design of the hysteresis McCulloch- Pitts neuron is presented. Based on simulation results using the hysteresis McCulloch-Pitts binary neuron model, a 6-bit fixed point 2's complement arithmetic was adopted for the calculation of the input U of each neuron. Each neuron needs 204 transistors and requires a 399 λ x 368 λ layout area using the MOSIS scalable CMOS/bulk (SCMOS) VLSI technology with 2μm rule of P well, double level metal. Layout design of the hysteresis McCulloch-Pitts neuron chip was completed, and fabrication of the chip and the design for the test circuit for the fabricated CMOS VLSI chip are underway at present.

本文言語English
ページ(範囲)2093-2095
ページ数3
ジャーナルElectronics Letters
26
25
DOI
出版ステータスPublished - 1990 1月
外部発表はい

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「CMOS layout design of the hysteresis McCulloch-Pitts neuron」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル