Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation

Tsuyoshi Maruyama; Mototsugu Hamada; Tadahiro Kuroda

doi:10.1109/MWSCAS.2018.8624078

Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation

Tsuyoshi Maruyama, Mototsugu Hamada, Tadahiro Kuroda

研究成果: Conference contribution

抄録

The designs of an asynchronous dual-rail domino logic (DRDL) and the conventional CMOS logic under near-threshold operation are compared. The delay time and energy consumption of an 8-bit full adder pipeline are simulated using HSPICE with 180-nm CMOS technology. The results show that, considering process variations, DRDL is faster than CMOS below 1.1 V. The delay performance of DRDL at 0.25 V is equivalent to that of CMOS at 0.4 V, while the energy-delay product of DRDL is 40% smaller than that of CMOS.

本文言語	English
ホスト出版物のタイトル	2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018
出版社	Institute of Electrical and Electronics Engineers Inc.
ページ	25-28
ページ数	4
ISBN（電子版）	9781538673928
DOI	https://doi.org/10.1109/MWSCAS.2018.8624078
出版ステータス	Published - 2019 1 22
イベント	61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018 - Windsor, Canada 継続期間: 2018 8 5 → 2018 8 8

出版物シリーズ

名前	Midwest Symposium on Circuits and Systems
巻	2018-August
ISSN（印刷版）	1548-3746

Conference

Conference	61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018
国/地域	Canada
City	Windsor
Period	18/8/5 → 18/8/8

ASJC Scopus subject areas

電子材料、光学材料、および磁性材料
電子工学および電気工学

UN SDG

この成果は、次の持続可能な開発目標に貢献しています

文献へのアクセス

10.1109/MWSCAS.2018.8624078

他のファイルとリンク

引用スタイル

Maruyama, T., Hamada, M., & Kuroda, T. (2019). Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation. In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018 (pp. 25-28). [8624078] (Midwest Symposium on Circuits and Systems; Vol. 2018-August). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MWSCAS.2018.8624078

Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation. / Maruyama, Tsuyoshi; Hamada, Mototsugu; Kuroda, Tadahiro.

2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018. Institute of Electrical and Electronics Engineers Inc., 2019. p. 25-28 8624078 (Midwest Symposium on Circuits and Systems; Vol. 2018-August).

研究成果: Conference contribution

Maruyama, T, Hamada, M & Kuroda, T 2019, Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation. in 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018., 8624078, Midwest Symposium on Circuits and Systems, vol. 2018-August, Institute of Electrical and Electronics Engineers Inc., pp. 25-28, 61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018, Windsor, Canada, 18/8/5. https://doi.org/10.1109/MWSCAS.2018.8624078

Maruyama T, Hamada M, Kuroda T. Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation. In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018. Institute of Electrical and Electronics Engineers Inc. 2019. p. 25-28. 8624078. (Midwest Symposium on Circuits and Systems). https://doi.org/10.1109/MWSCAS.2018.8624078

@inproceedings{19874b6ac7a249938ab62ca250879923,

title = "Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation",

abstract = "The designs of an asynchronous dual-rail domino logic (DRDL) and the conventional CMOS logic under near-threshold operation are compared. The delay time and energy consumption of an 8-bit full adder pipeline are simulated using HSPICE with 180-nm CMOS technology. The results show that, considering process variations, DRDL is faster than CMOS below 1.1 V. The delay performance of DRDL at 0.25 V is equivalent to that of CMOS at 0.4 V, while the energy-delay product of DRDL is 40% smaller than that of CMOS.",

keywords = "Asynchronous circuit, Dual-rail domino logic, Energy-delay product, Full adder",

author = "Tsuyoshi Maruyama and Mototsugu Hamada and Tadahiro Kuroda",

note = "Funding Information: This work was supported by JST ACCEL Grant Number JPMJAC1502, Japan.; 61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018 ; Conference date: 05-08-2018 Through 08-08-2018",

year = "2019",

month = jan,

day = "22",

doi = "10.1109/MWSCAS.2018.8624078",

language = "English",

series = "Midwest Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "25--28",

booktitle = "2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018",

}

TY - GEN

T1 - Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation

AU - Maruyama, Tsuyoshi

AU - Hamada, Mototsugu

AU - Kuroda, Tadahiro

N1 - Funding Information: This work was supported by JST ACCEL Grant Number JPMJAC1502, Japan.

PY - 2019/1/22

Y1 - 2019/1/22

N2 - The designs of an asynchronous dual-rail domino logic (DRDL) and the conventional CMOS logic under near-threshold operation are compared. The delay time and energy consumption of an 8-bit full adder pipeline are simulated using HSPICE with 180-nm CMOS technology. The results show that, considering process variations, DRDL is faster than CMOS below 1.1 V. The delay performance of DRDL at 0.25 V is equivalent to that of CMOS at 0.4 V, while the energy-delay product of DRDL is 40% smaller than that of CMOS.

AB - The designs of an asynchronous dual-rail domino logic (DRDL) and the conventional CMOS logic under near-threshold operation are compared. The delay time and energy consumption of an 8-bit full adder pipeline are simulated using HSPICE with 180-nm CMOS technology. The results show that, considering process variations, DRDL is faster than CMOS below 1.1 V. The delay performance of DRDL at 0.25 V is equivalent to that of CMOS at 0.4 V, while the energy-delay product of DRDL is 40% smaller than that of CMOS.

KW - Asynchronous circuit

KW - Dual-rail domino logic

KW - Energy-delay product

KW - Full adder

UR - http://www.scopus.com/inward/record.url?scp=85062207525&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85062207525&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2018.8624078

DO - 10.1109/MWSCAS.2018.8624078

M3 - Conference contribution

AN - SCOPUS:85062207525

T3 - Midwest Symposium on Circuits and Systems

SP - 25

EP - 28

BT - 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018

Y2 - 5 August 2018 through 8 August 2018

ER -

Comparative performance analysis of dual-rail domino logic and CMOS logic under near-threshold operation

抄録

出版物シリーズ

Conference

ASJC Scopus subject areas

UN SDG

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル