Design of a low power NoC router using marching memory through type

Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura

研究成果: Conference contribution

6 引用 (Scopus)

抜粋

Power consumption of Network-on-Chip (NoC) is becoming more important in many core processors. Input buffers utilized in routers consume a significant part of the total power of NoCs. In order to reduce this power consumption, a novel power efficient memory called Marching Memory Through type (MMTH) is introduced. By connecting transparent latches in tandem, MMTH achieves high speed operation with a low power consumption. MMTH, however, requires a certain overhead at read operation, and hence we propose a latency reduction scheme based on the look-ahead routing. The proposed router was designed in Renesas's 40nm process and compared with a standard router using conventional register-based FIFOs in terms of the network performance, application performance, and power consumption. The result of evaluation shows that the proposed router reduces the power consumption by 42.4% on average at 2GHz and the expense of only 0.5-2.0% performance overhead.

元の言語English
ホスト出版物のタイトルProceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014
編集者Davide Bertozzi, Luca Benini, Sudhakar Yalamanchili, Joerg Henkel
出版者Institute of Electrical and Electronics Engineers Inc.
ページ111-118
ページ数8
ISBN(電子版)9781479953479
DOI
出版物ステータスPublished - 2015 1 13
イベント8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014 - Ferrara, Italy
継続期間: 2014 9 172014 9 19

出版物シリーズ

名前Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014

Other

Other8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014
Italy
Ferrara
期間14/9/1714/9/19

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

フィンガープリント Design of a low power NoC router using marching memory through type' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Yasudo, R., Kagami, T., Amano, H., Nakase, Y., Watanabe, M., Oishi, T., Shimizu, T., & Nakamura, T. (2015). Design of a low power NoC router using marching memory through type. : D. Bertozzi, L. Benini, S. Yalamanchili, & J. Henkel (版), Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014 (pp. 111-118). [7008769] (Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/NOCS.2014.7008769