Energy Efficient Write Verify and Retry Scheme for MTJ Based Flip-Flop and Application

Kimiyoshi Usami, Junya Akaike, Sosuke Akiba, Masaru Kudo, Hideharu Amano, Takeharu Ikezoe, Keizo Hiraga, Yusuke Shuto, Kojiro Yagami

研究成果: Conference contribution

1 引用 (Scopus)

抜粋

A non-volatile flip-flop (NVFF) introducing MTJ has many strong points in high endurance and read/write performance, and hence is very attractive as a component to be used for power gating of sequential circuits. However, large write-energy to MTJ becomes a big obstacle in achieving low energy dissipation. This paper proposes a NVFF circuit enabling to verify the success of a store operation to MTJ and retry it by prolonging the store time. We designed a NVFF circuit with this feature and applied it to 20,000 flip-flops in a dynamically reconfigurable processor (DRP). We conducted simulations considering write time variations caused by various factors such as process variations and thermal fluctuations. The results demonstrated that the proposed approach reduces store energy by 35-36% at four image-processing applications and the break-even time (BET) for non-volatile power gating is 2.0-2.9us at the 0.004% write error rate, at which no failures occur for the total number of NVFFs in the DRP.

元の言語English
ホスト出版物のタイトルProceedings - 7th IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2018
出版者Institute of Electrical and Electronics Engineers Inc.
ページ91-98
ページ数8
ISBN(電子版)9781538674031
DOI
出版物ステータスPublished - 2018 11 15
イベント7th IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2018 - Hakodate, Japan
継続期間: 2018 8 282018 8 31

Other

Other7th IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2018
Japan
Hakodate
期間18/8/2818/8/31

    フィンガープリント

ASJC Scopus subject areas

  • Hardware and Architecture
  • Safety, Risk, Reliability and Quality

これを引用

Usami, K., Akaike, J., Akiba, S., Kudo, M., Amano, H., Ikezoe, T., Hiraga, K., Shuto, Y., & Yagami, K. (2018). Energy Efficient Write Verify and Retry Scheme for MTJ Based Flip-Flop and Application. : Proceedings - 7th IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2018 (pp. 91-98). [8537701] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/NVMSA.2018.00023