This paper presents experimental evaluations of low power techniques on the D-RMTP (Dependable Responsive Multithreaded Processor) for distributed real-time systems. The D-RMTP has the fine-grained module level low power techniques including DVFS (Dynamic Voltage and Frequency Scaling) and clock gating. In real-time systems, the gain and overheads (voltage and clock transition latencies) must be known beforehand in order to meet time constraints. Thus, detailed analysis using actual equipment is required since these parameters are strongly dependent on the platform. In this paper we analyze a power consumption, a chip temperature, and an overhead when DVFS and clock gating are applied. The experimental results show that the maximum overheads of changing voltage, changing frequency, and clock gating are 75μs, 12μs, and 4μs, respectively. When the DVFS is applied, the power consumption and temperature of the D-RMTP are reduced by 88% and 23% respectively. The power consumption of each hardware module is reduced by approximately 41∼98%. The results obtained by the experiments present a favorable trade-off between the power and temperature reduction and the transition overhead.