FPGA-Based Acceleration of FDTD Sound Field Rendering

Yiyu Tan, Toshiyuki Imamura, Masaaki Kondo

研究成果: Article査読

抄録

Sound field rendering is computation-intensive and memory-intensive. This research investigates an FPGA-based accelerator for sound field rendering with an FDTD scheme, in which wave equations are directly implemented by reconfigurable hardware, and spatial blocking is applied to alleviate the memory bandwidth requirement. Compared to software simulation performed on a desktop machine with 128 GB DDR4 RAMs and an Intel i7-7820X processor running at 3.6 GHz, the proposed FPGA-based accelerator achieves up to 2.98 times more in computing performance in the case of different layer sizes and different numbers of nodes computed in parallel even though the FPGA system runs at about 267 MHz.

本文言語English
ページ(範囲)542-556
ページ数15
ジャーナルAES: Journal of the Audio Engineering Society
69
7-8
DOI
出版ステータスPublished - 2021 7月
外部発表はい

ASJC Scopus subject areas

  • 工学(全般)
  • 音楽

フィンガープリント

「FPGA-Based Acceleration of FDTD Sound Field Rendering」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル