Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks

Shimizu Sho, Kihara Taku, Arakawa Yutaka, Yamanaka Naoaki, Shiba Kosuke

研究成果: Paper査読

抄録

A parallel data-flow hardware based path computation engine that makes multilayer traffic engineering more scalable is proposed. The engine achieves 100 times faster than conventional path computation scheme.

本文言語English
DOI
出版ステータスPublished - 2008 12 1
イベント2008 34th European Conference on Optical Communication, ECOC 2008 - Brussels, Belgium
継続期間: 2008 9 212008 9 25

Other

Other2008 34th European Conference on Optical Communication, ECOC 2008
CountryBelgium
CityBrussels
Period08/9/2108/9/25

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

フィンガープリント 「Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル