Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks

Shimizu Sho, Kihara Taku, Arakawa Yutaka, Naoaki Yamanaka, Shiba Kosuke

研究成果: Conference contribution

抄録

A parallel data-flow hardware based path computation engine that makes multilayer traffic engineering more scalable is proposed. The engine achieves 100 times faster than conventional path computation scheme.

元の言語English
ホスト出版物のタイトルEuropean Conference on Optical Communication, ECOC
DOI
出版物ステータスPublished - 2008
イベント2008 34th European Conference on Optical Communication, ECOC 2008 - Brussels, Belgium
継続期間: 2008 9 212008 9 25

Other

Other2008 34th European Conference on Optical Communication, ECOC 2008
Belgium
Brussels
期間08/9/2108/9/25

Fingerprint

Multilayers
Engines
Hardware

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

これを引用

Sho, S., Taku, K., Yutaka, A., Yamanaka, N., & Kosuke, S. (2008). Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks. : European Conference on Optical Communication, ECOC [4729415] https://doi.org/10.1109/ECOC.2008.4729415

Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks. / Sho, Shimizu; Taku, Kihara; Yutaka, Arakawa; Yamanaka, Naoaki; Kosuke, Shiba.

European Conference on Optical Communication, ECOC. 2008. 4729415.

研究成果: Conference contribution

Sho, S, Taku, K, Yutaka, A, Yamanaka, N & Kosuke, S 2008, Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks. : European Conference on Optical Communication, ECOC., 4729415, 2008 34th European Conference on Optical Communication, ECOC 2008, Brussels, Belgium, 08/9/21. https://doi.org/10.1109/ECOC.2008.4729415
Sho S, Taku K, Yutaka A, Yamanaka N, Kosuke S. Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks. : European Conference on Optical Communication, ECOC. 2008. 4729415 https://doi.org/10.1109/ECOC.2008.4729415
Sho, Shimizu ; Taku, Kihara ; Yutaka, Arakawa ; Yamanaka, Naoaki ; Kosuke, Shiba. / Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks. European Conference on Optical Communication, ECOC. 2008.
@inproceedings{73131c10a4714f2c96a8a0ef8ffa98cf,
title = "Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks",
abstract = "A parallel data-flow hardware based path computation engine that makes multilayer traffic engineering more scalable is proposed. The engine achieves 100 times faster than conventional path computation scheme.",
author = "Shimizu Sho and Kihara Taku and Arakawa Yutaka and Naoaki Yamanaka and Shiba Kosuke",
year = "2008",
doi = "10.1109/ECOC.2008.4729415",
language = "English",
booktitle = "European Conference on Optical Communication, ECOC",

}

TY - GEN

T1 - Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks

AU - Sho, Shimizu

AU - Taku, Kihara

AU - Yutaka, Arakawa

AU - Yamanaka, Naoaki

AU - Kosuke, Shiba

PY - 2008

Y1 - 2008

N2 - A parallel data-flow hardware based path computation engine that makes multilayer traffic engineering more scalable is proposed. The engine achieves 100 times faster than conventional path computation scheme.

AB - A parallel data-flow hardware based path computation engine that makes multilayer traffic engineering more scalable is proposed. The engine achieves 100 times faster than conventional path computation scheme.

UR - http://www.scopus.com/inward/record.url?scp=60449090927&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=60449090927&partnerID=8YFLogxK

U2 - 10.1109/ECOC.2008.4729415

DO - 10.1109/ECOC.2008.4729415

M3 - Conference contribution

AN - SCOPUS:60449090927

BT - European Conference on Optical Communication, ECOC

ER -