Low power CMOS digital design for multimedia processors

T. Kuroda

研究成果: Conference contribution

8 被引用数 (Scopus)

抄録

Low-power, high-speed CMOS circuit design by means of supply-voltage (VDD) and threshold-voltage (VTH) control is presented. Recent research achievements of MTCMOS and VTCMOS are described. Clustered voltage scaling to lower VDD for non-critical circuits is discussed. Design examples such as an MPEG-4 codec LSI are presented. Circuit designers can control VDD and VTH as objectives of design optimization. As a result, active power can be reduced to below half, while static power and chip throughput are maintained.

本文言語English
ホスト出版物のタイトルICVC 1999 - 6th International Conference on VLSI and CAD
出版社Institute of Electrical and Electronics Engineers Inc.
ページ359-367
ページ数9
ISBN(印刷版)0780357272, 9780780357273
DOI
出版ステータスPublished - 1999 1 1
外部発表はい
イベント6th International Conference on VLSI and CAD, ICVC 1999 - Seoul, Korea, Republic of
継続期間: 1999 10 261999 10 27

出版物シリーズ

名前ICVC 1999 - 6th International Conference on VLSI and CAD

Other

Other6th International Conference on VLSI and CAD, ICVC 1999
CountryKorea, Republic of
CitySeoul
Period99/10/2699/10/27

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

フィンガープリント 「Low power CMOS digital design for multimedia processors」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル