Neural network parallel computing for multi-layer channel routing problems

Kyotaro Suzuki, Hideharu Amano, Yoshiyasu Takefuji

研究成果: Article査読

1 被引用数 (Scopus)

抄録

Multi-layer channel routing is one of cumbersome jobs in automatic layout design of VLSI chips and PCBs. As VLSI chips have been used in every field of electrical engineering, it becomes more important to reduce the layout design time. With the advancement of the VLSI technology, four-layer problems can be treated and the algorithms for more than four-layer problems will be demanded in the near future. Proposed algorithm can treat 2 × n-layer problems in parallel. In this paper, the algorithm is introduced and implemented on a multiprocessor system. By minimizing the communication overhead and load unbalance between processors, the performance with 8 processors is improved by between 6 and 6.5 times compared with the sequential version.

本文言語English
ページ(範囲)141-156
ページ数16
ジャーナルNeurocomputing
8
2
DOI
出版ステータスPublished - 1995 7

ASJC Scopus subject areas

  • コンピュータ サイエンスの応用
  • 認知神経科学
  • 人工知能

フィンガープリント

「Neural network parallel computing for multi-layer channel routing problems」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル