Non-Volatile Coarse Grained Reconfigurable Array Enabling Two-step Store Control for Energy Minimization

Kimiyoshi Usami, Sosuke Akiba, Hideharu Amano, Takeharu Ikezoe, Keizo Hiraga, Kenta Suzuki, Yasuo Kanda

研究成果: Conference contribution

抄録

Non-volatile power gating introducing MTJ into a flip-flop is an attractive technique for IoT devices. However, the time required for a successful store operation to MTJs varies at non-volatile flip-flops (NVFFs) due to process and voltage variation. This paper describes implementation and real-chip evaluation of a non-volatile Coarse Grained Reconfigurable Array employing verify-and-retryable NVFF (VR-NVFF) circuits and two-step store (TSS) control by instructions of a microcontroller. Test chips fabricated in a 40nm CMOS/MTJ hybrid technology have demonstrated that the TSS approach using both 30ns/100ns store operations reduces power by 37-42% when running an image processing program at 100MHz.

本文言語English
ホスト出版物のタイトルIEEE Symposium on Low-Power and High-Speed Chips and Systems, COOL CHIPS 2020 - Proceedings
出版社Institute of Electrical and Electronics Engineers Inc.
ISBN(電子版)9781728163475
DOI
出版ステータスPublished - 2020 4
イベント23rd IEEE Symposium on Low-Power and High-Speed Chips and Systems, COOL CHIPS 2020 - Kokubunji, Japan
継続期間: 2020 4 152020 4 17

出版物シリーズ

名前IEEE Symposium on Low-Power and High-Speed Chips and Systems, COOL CHIPS 2020 - Proceedings

Conference

Conference23rd IEEE Symposium on Low-Power and High-Speed Chips and Systems, COOL CHIPS 2020
CountryJapan
CityKokubunji
Period20/4/1520/4/17

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

フィンガープリント 「Non-Volatile Coarse Grained Reconfigurable Array Enabling Two-step Store Control for Energy Minimization」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル