Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations

Kei Hiraki; Hideharu Amano; Morihiro Kuga; Toshinori Sueyoshi; Tomohiro Kudoh; Hiroshi Nakashima; Hironori Nakajo; Hideo Matsuda; Takashi Matsumoto; Shin ichiro Mori

Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations

Kei Hiraki, Hideharu Amano, Morihiro Kuga, Toshinori Sueyoshi, Tomohiro Kudoh, Hiroshi Nakashima, Hironori Nakajo, Hideo Matsuda, Takashi Matsumoto, Shin ichiro Mori

研究成果: Paper › 査読

10 被引用数 (Scopus)

抄録

We describe the basic architecture of JUMP-1, an MPP prototype developed by collaboration between 7 universities. The proposed architecture can exploit high performance of coarse-grained RISC processor performance in connection with flexible fine-grained operation such as distributed shared memory, versatile synchronization and message communications.

本文言語	English
ページ	427-434
ページ数	8
出版ステータス	Published - 1994 12 1
外部発表	はい
イベント	Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN) - Kanazawa, Jpn 継続期間: 1994 12 14 → 1994 12 16

Other

Other	Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN)
City	Kanazawa, Jpn
Period	94/12/14 → 94/12/16

ASJC Scopus subject areas

コンピュータサイエンス（全般）

他のファイルとリンク

引用スタイル

Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations. / Hiraki, Kei; Amano, Hideharu; Kuga, Morihiro; Sueyoshi, Toshinori; Kudoh, Tomohiro; Nakashima, Hiroshi; Nakajo, Hironori; Matsuda, Hideo; Matsumoto, Takashi; Mori, Shin ichiro.

1994. 427-434 Paper presented at Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN), Kanazawa, Jpn.

研究成果: Paper › 査読

Hiraki, K, Amano, H, Kuga, M, Sueyoshi, T, Kudoh, T, Nakashima, H, Nakajo, H, Matsuda, H, Matsumoto, T & Mori, SI 1994, 'Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations', Paper presented at Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN), Kanazawa, Jpn, 94/12/14 - 94/12/16 pp. 427-434.

Hiraki, Kei ; Amano, Hideharu ; Kuga, Morihiro ; Sueyoshi, Toshinori ; Kudoh, Tomohiro ; Nakashima, Hiroshi ; Nakajo, Hironori ; Matsuda, Hideo ; Matsumoto, Takashi ; Mori, Shin ichiro. / Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations. Paper presented at Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN), Kanazawa, Jpn.8 p.

@conference{75010615b68445bbae008f34cd2c53d7,

title = "Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations",

abstract = "We describe the basic architecture of JUMP-1, an MPP prototype developed by collaboration between 7 universities. The proposed architecture can exploit high performance of coarse-grained RISC processor performance in connection with flexible fine-grained operation such as distributed shared memory, versatile synchronization and message communications.",

author = "Kei Hiraki and Hideharu Amano and Morihiro Kuga and Toshinori Sueyoshi and Tomohiro Kudoh and Hiroshi Nakashima and Hironori Nakajo and Hideo Matsuda and Takashi Matsumoto and Mori, {Shin ichiro}",

year = "1994",

month = dec,

day = "1",

language = "English",

pages = "427--434",

note = "Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN) ; Conference date: 14-12-1994 Through 16-12-1994",

}

TY - CONF

T1 - Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations

AU - Hiraki, Kei

AU - Amano, Hideharu

AU - Kuga, Morihiro

AU - Sueyoshi, Toshinori

AU - Kudoh, Tomohiro

AU - Nakashima, Hiroshi

AU - Nakajo, Hironori

AU - Matsuda, Hideo

AU - Matsumoto, Takashi

AU - Mori, Shin ichiro

PY - 1994/12/1

Y1 - 1994/12/1

N2 - We describe the basic architecture of JUMP-1, an MPP prototype developed by collaboration between 7 universities. The proposed architecture can exploit high performance of coarse-grained RISC processor performance in connection with flexible fine-grained operation such as distributed shared memory, versatile synchronization and message communications.

AB - We describe the basic architecture of JUMP-1, an MPP prototype developed by collaboration between 7 universities. The proposed architecture can exploit high performance of coarse-grained RISC processor performance in connection with flexible fine-grained operation such as distributed shared memory, versatile synchronization and message communications.

UR - http://www.scopus.com/inward/record.url?scp=0028729336&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028729336&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0028729336

SP - 427

EP - 434

T2 - Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN)

Y2 - 14 December 1994 through 16 December 1994

ER -

Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations

抄録

Other

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル