Proxy responses by FPGA-based switch for MapReduce stragglers

Koya Mitsuzuka, Michihiro Koibuchi, Hideharu Amano, Hiroki Matsutani

研究成果: Article査読

2 被引用数 (Scopus)


In parallel processing applications, a few worker nodes called "stragglers", which execute their tasks significantly slower than other tasks, increase the execution time of the job. In this paper, we propose a network switch based straggler handling system to mitigate the burden of the compute nodes. We also propose how to offload detecting stragglers and computing their results in the network switch with no additional communications between worker nodes. We introduce some approximate techniques for the proxy computation and response at the switch; thus our switch is called "ApproxSW." As a result of a simulation experiment, the proposed approximation based on task similarity achieves the best accuracy in terms of quality of generated Map outputs. We also analyze how to suppress unnecessary proxy computation by the ApproxSW. We implement ApproxSW on NetFPGA-SUME board that has four 10Gbit Ethernet (10GbE) interfaces and a Virtex-7 FPGA. Experimental results shows that the ApproxSW functions do not degrade the original 10GbE switch performance.

ジャーナルIEICE Transactions on Information and Systems
出版ステータスPublished - 2018 9月

ASJC Scopus subject areas

  • ソフトウェア
  • ハードウェアとアーキテクチャ
  • コンピュータ ビジョンおよびパターン認識
  • 電子工学および電気工学
  • 人工知能


「Proxy responses by FPGA-based switch for MapReduce stragglers」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。