Randomizing Packet Memory Networks for Low-Latency Processor-Memory Communication

Daichi Fujiki, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano

研究成果: Conference contribution

5 被引用数 (Scopus)

抄録

Three-dimensional stacked memory is considered to be one of the innovative elements for the next-generation computing system, for it provides high bandwidth and energy efficiency. Particularly, packet routing ability of Hybrid Memory Cubes (HMCs) enables new interconnects for the memories, giving flexibility to its topological design space. Since memory-processor communication is latency-sensitive, our challenge is to alleviate latency of the memory interconnection network, which is subject to high overheads from hop-count increase. Interestingly, random network topologies are known to have remarkably low diameter that is even comparable to theoretical Moore graph. In this context, we first propose to exploit the random topologies for the memory networks. Second, we also propose several optimizations to leverage the random topologies to be further adaptive to the latency-sensitive memory-processor communication: communication path length based selection, deterministic minimal routing, and page-size granularity memory mapping. Finally, we present interesting results of our evaluation: the random networks with universal memory access outperformed non-random networks of which memory access was optimally localized.

本文言語English
ホスト出版物のタイトルProceedings - 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2016
編集者Yiannis Cotronis, Masoud Daneshtalab, George Angelos Papadopoulos
出版社Institute of Electrical and Electronics Engineers Inc.
ページ168-175
ページ数8
ISBN(電子版)9781467387750
DOI
出版ステータスPublished - 2016 3月 31
イベント24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2016 - Heraklion, Crete, Greece
継続期間: 2016 2月 172016 2月 19

出版物シリーズ

名前Proceedings - 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2016

Other

Other24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2016
国/地域Greece
CityHeraklion, Crete
Period16/2/1716/2/19

ASJC Scopus subject areas

  • コンピュータ ネットワークおよび通信
  • ハードウェアとアーキテクチャ
  • ソフトウェア
  • 制御と最適化

フィンガープリント

「Randomizing Packet Memory Networks for Low-Latency Processor-Memory Communication」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル