Real chip evaluation of a low power CGRA with optimized application mapping

Takuya Kojima, Naoki Ando, Yusuke Matshushita, Hayate Okuhara, Ng Anh Vu Doan, Hideharu Amano

研究成果: Conference contribution

3 被引用数 (Scopus)

抄録

Even though many optimization methods for CGRAs (Coarse-Grained Reconfigurable Architectures) have been proposed, aggressive power optimization still remains a complex problem to be solved. Moreover, the developments of these methods have mainly been proven on the basis of simulations. Therefore, the questions remains whether they can be applied for a real chip. Here, we consider a real implemented low power CGRA called CCSOTB2, and explore the possibility of the power reduction for this design. This paper proposes to use a metaheuristic method to optimize the power while considering all configurable factors of the CGRA, especially the mapping of an application. This methodology can generate mappings with their related pipeline structure and body bias control automatically. Optimized configurations to use on the real chip are obtained with this methodology and allow to measure the power consumption. The experimental results show a power reduction of 14.2% in average, when compared to a previously-used mapping method which cannot consider body bias and pipeline structure. In addition, the proposed method enables users to select a mapping from various solutions depending on performance requirement and trade-off possibilities (e.g. throughput vs power consumption).

本文言語English
ホスト出版物のタイトルProceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2018
出版社Association for Computing Machinery
ISBN(電子版)9781450365420
DOI
出版ステータスPublished - 2018 6 20
イベント9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2018 - Toronto, Canada
継続期間: 2018 6 202018 6 22

出版物シリーズ

名前ACM International Conference Proceeding Series

Other

Other9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2018
CountryCanada
CityToronto
Period18/6/2018/6/22

ASJC Scopus subject areas

  • Software
  • Human-Computer Interaction
  • Computer Vision and Pattern Recognition
  • Computer Networks and Communications

フィンガープリント 「Real chip evaluation of a low power CGRA with optimized application mapping」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル