Responsive Link for distributed real-time processing

研究成果: Conference contribution

10 引用 (Scopus)

抄録

In this paper, we design and implement Responsive Link, which is a real-time communication link, for distributed real-time systems including sensor-actuator networked systems, ubiquitous computing systems, robot systems, and mechatronic systems. In order to realize flexible real-time communications, the Responsive Link has many unique features including priority-based packet overtaking (the packet with higher priority overtakes other packets at each node.), separation of data transmission (data link) and event transmission (event link), independent routing of the data link and the event link, packet acceleration/deceleration using priority replacement (packet priority can be replaced with a new priority level at each node to accelerate/decelerate packets under distributed control.), prioritized routing (when multiple packets with different priority levels are sent to the same destination, the different route can be set to realize exclusive communication lines or detours.), dynamically variable link speed (800, 400, 200, 100, 50, 25, 12.5Mbaud), hot-plug&play, topology transparent, etc. The Responsive Link is implemented on the Responsive Processor and a few kinds of RMT Processors for distributed real-time systems. The Responsive Link is now under standardization at ISO/IEC JTC1 SC25.

元の言語English
ホスト出版物のタイトルProceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems
ページ20-29
ページ数10
DOI
出版物ステータスPublished - 2007
イベントInnovative Architecture for Future Generation High-Performance Processors and Systems, IWIA 2007 - Maui, HI, United States
継続期間: 2007 1 112007 1 13

Other

OtherInnovative Architecture for Future Generation High-Performance Processors and Systems, IWIA 2007
United States
Maui, HI
期間07/1/1107/1/13

Fingerprint

Telecommunication links
Real time systems
Processing
Mechatronics
Communication
Deceleration
Ubiquitous computing
Data communication systems
Standardization
Computer systems
Actuators
Topology
Robots
Sensors

ASJC Scopus subject areas

  • Computer Science(all)

これを引用

Yamasaki, N. (2007). Responsive Link for distributed real-time processing. : Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems (pp. 20-29). [4450640] https://doi.org/10.1109/IWIA.2007.17

Responsive Link for distributed real-time processing. / Yamasaki, Nobuyuki.

Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems. 2007. p. 20-29 4450640.

研究成果: Conference contribution

Yamasaki, N 2007, Responsive Link for distributed real-time processing. : Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems., 4450640, pp. 20-29, Innovative Architecture for Future Generation High-Performance Processors and Systems, IWIA 2007, Maui, HI, United States, 07/1/11. https://doi.org/10.1109/IWIA.2007.17
Yamasaki N. Responsive Link for distributed real-time processing. : Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems. 2007. p. 20-29. 4450640 https://doi.org/10.1109/IWIA.2007.17
Yamasaki, Nobuyuki. / Responsive Link for distributed real-time processing. Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems. 2007. pp. 20-29
@inproceedings{04548563f6304dd7950057ec35587637,
title = "Responsive Link for distributed real-time processing",
abstract = "In this paper, we design and implement Responsive Link, which is a real-time communication link, for distributed real-time systems including sensor-actuator networked systems, ubiquitous computing systems, robot systems, and mechatronic systems. In order to realize flexible real-time communications, the Responsive Link has many unique features including priority-based packet overtaking (the packet with higher priority overtakes other packets at each node.), separation of data transmission (data link) and event transmission (event link), independent routing of the data link and the event link, packet acceleration/deceleration using priority replacement (packet priority can be replaced with a new priority level at each node to accelerate/decelerate packets under distributed control.), prioritized routing (when multiple packets with different priority levels are sent to the same destination, the different route can be set to realize exclusive communication lines or detours.), dynamically variable link speed (800, 400, 200, 100, 50, 25, 12.5Mbaud), hot-plug&play, topology transparent, etc. The Responsive Link is implemented on the Responsive Processor and a few kinds of RMT Processors for distributed real-time systems. The Responsive Link is now under standardization at ISO/IEC JTC1 SC25.",
author = "Nobuyuki Yamasaki",
year = "2007",
doi = "10.1109/IWIA.2007.17",
language = "English",
isbn = "076953077X",
pages = "20--29",
booktitle = "Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",

}

TY - GEN

T1 - Responsive Link for distributed real-time processing

AU - Yamasaki, Nobuyuki

PY - 2007

Y1 - 2007

N2 - In this paper, we design and implement Responsive Link, which is a real-time communication link, for distributed real-time systems including sensor-actuator networked systems, ubiquitous computing systems, robot systems, and mechatronic systems. In order to realize flexible real-time communications, the Responsive Link has many unique features including priority-based packet overtaking (the packet with higher priority overtakes other packets at each node.), separation of data transmission (data link) and event transmission (event link), independent routing of the data link and the event link, packet acceleration/deceleration using priority replacement (packet priority can be replaced with a new priority level at each node to accelerate/decelerate packets under distributed control.), prioritized routing (when multiple packets with different priority levels are sent to the same destination, the different route can be set to realize exclusive communication lines or detours.), dynamically variable link speed (800, 400, 200, 100, 50, 25, 12.5Mbaud), hot-plug&play, topology transparent, etc. The Responsive Link is implemented on the Responsive Processor and a few kinds of RMT Processors for distributed real-time systems. The Responsive Link is now under standardization at ISO/IEC JTC1 SC25.

AB - In this paper, we design and implement Responsive Link, which is a real-time communication link, for distributed real-time systems including sensor-actuator networked systems, ubiquitous computing systems, robot systems, and mechatronic systems. In order to realize flexible real-time communications, the Responsive Link has many unique features including priority-based packet overtaking (the packet with higher priority overtakes other packets at each node.), separation of data transmission (data link) and event transmission (event link), independent routing of the data link and the event link, packet acceleration/deceleration using priority replacement (packet priority can be replaced with a new priority level at each node to accelerate/decelerate packets under distributed control.), prioritized routing (when multiple packets with different priority levels are sent to the same destination, the different route can be set to realize exclusive communication lines or detours.), dynamically variable link speed (800, 400, 200, 100, 50, 25, 12.5Mbaud), hot-plug&play, topology transparent, etc. The Responsive Link is implemented on the Responsive Processor and a few kinds of RMT Processors for distributed real-time systems. The Responsive Link is now under standardization at ISO/IEC JTC1 SC25.

UR - http://www.scopus.com/inward/record.url?scp=48649102622&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=48649102622&partnerID=8YFLogxK

U2 - 10.1109/IWIA.2007.17

DO - 10.1109/IWIA.2007.17

M3 - Conference contribution

AN - SCOPUS:48649102622

SN - 076953077X

SN - 9780769530772

SP - 20

EP - 29

BT - Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems

ER -