Run-time power-gating techniques for low-power on-chip networks

Hiroki Matsutani, Michihiro Koibuchi, Hiroshi Nakamura, Hideharu Amano

研究成果: Chapter

抜粋

Leakage power has already been consuming a considerable portion of the active power in recent process technologies. In this chapter, we survey various power gating techniques to reduce the leakage power of on-chip routers. Then we introduce a run-time fine-grained power-gating router, in which power supply to each router component (e.g., virtual-channel buffer, crossbar's multiplexer, and output latch) can be individually controlled in response to the applied workload. The fine-grained power gating router with 35 micro-power domains is designed using a commercial 65 nm process and evaluated in terms of the area overhead, application performance, and leakage power reduction.

元の言語English
ホスト出版物のタイトルLow Power Networks-On-Chip
出版者Springer
ページ21-43
ページ数23
ISBN(印刷物)9781441969101
DOI
出版物ステータスPublished - 2011 12 1

ASJC Scopus subject areas

  • Engineering(all)

フィンガープリント Run-time power-gating techniques for low-power on-chip networks' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Matsutani, H., Koibuchi, M., Nakamura, H., & Amano, H. (2011). Run-time power-gating techniques for low-power on-chip networks. : Low Power Networks-On-Chip (pp. 21-43). Springer. https://doi.org/10.1007/978-1-4419-6911-8_2