Si nanodevices for random number generating circuits for cryptographic security

S. Fujita, K. Uchida, S. Yasuda, R. Ohba, H. Nozaki, T. Tanamoto

    研究成果: Conference article査読

    1 被引用数 (Scopus)

    抄録

    Small random-number-generating circuits for cryptographic security using Si nano-devices are described. The basis of these circuits is that nano-devices hold random electrical properties naturally that were previously regarded as a negative feature. Results of statistical tests indicate that these circuits generate extremely high-quality random numbers with relatively few transistors.

    本文言語English
    ページ(範囲)238-239+550
    ジャーナルDigest of Technical Papers - IEEE International Solid-State Circuits Conference
    47
    出版ステータスPublished - 2003 12 1
    イベントDigest of Technical Papers - IEEE International Solid-State Circuits Conference: Visuals Supplement - San Francisco, CA., United States
    継続期間: 2003 2 152003 2 19

    ASJC Scopus subject areas

    • 電子材料、光学材料、および磁性材料
    • 電子工学および電気工学

    フィンガープリント

    「Si nanodevices for random number generating circuits for cryptographic security」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

    引用スタイル