SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture

Masashi Sasahara, Jun Terada, Luo Zhou, Kalidou Gaye, Jun Ichi Yamato, Satoshi Ogura, Hideharu Amano

研究成果: Conference contribution

3 引用 (Scopus)

抜粋

Simple Serial Synchronized (SSS) Multistage Interconnection Network (MIN) is a novel MIN architecture for connecting processors and memory modules in multiprocessors. Synchronized bit-serial communication simplifies the structure/control, and also solves the pin-limitation problem. Here, design, implementation, and evaluation of a multiprocessor prototype called SNAIL with the SSS-MIN are presented. The heart of SNAIL is the prototype 1 μ CMOS SSS-MIN gate array chip which exchanges packets from 16 inputs with 50MHz clock. The message combining is implemented only with 20% increases of the hardware. From the empirical evaluation with some application programs, it appears that the latency and synchronization overhead of the SSSMIN are tolerable, and the bandwidth of the SSS-MIN is sufficient. Although the performance improvement with the bit serial message combine is not so large (1%) when instructions are stored in the local memory, it becomes up to 400% when instructions are stored in the shared memory.

元の言語English
ホスト出版物のタイトルProceedings of the 1994 International Conference on Parallel Processing, ICPP 1994
出版者Institute of Electrical and Electronics Engineers Inc.
ページI117-I120
ISBN(印刷物)0849324939, 9780849324932
DOI
出版物ステータスPublished - 1994 1 1
イベント23rd International Conference on Parallel Processing, ICPP 1994 - Raleigh, NC, United States
継続期間: 1994 8 151994 8 19

出版物シリーズ

名前Proceedings of the International Conference on Parallel Processing
1
ISSN(印刷物)0190-3918

Other

Other23rd International Conference on Parallel Processing, ICPP 1994
United States
Raleigh, NC
期間94/8/1594/8/19

ASJC Scopus subject areas

  • Software
  • Mathematics(all)
  • Hardware and Architecture

フィンガープリント SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Sasahara, M., Terada, J., Zhou, L., Gaye, K., Yamato, J. I., Ogura, S., & Amano, H. (1994). SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture. : Proceedings of the 1994 International Conference on Parallel Processing, ICPP 1994 (pp. I117-I120). [4115704] (Proceedings of the International Conference on Parallel Processing; 巻数 1). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICPP.1994.182