Stress engineering for high-performance MOSFETs

Ken Uchida

    研究成果: Article

    1 引用 (Scopus)

    抜粋

    Since the conventional strategy, namely scaling of device dimensions in ultimately scaled shorter-channel-length MOS transistors, is less effective to enhance transistor performance, another strategy is strongly demanded. Stress engineering is one of the most promising performance boosters for the ultimately scaled MOS transistors. In this paper, we will introduce the physical mechanisms of the drain current enhancement induced by stress. We will discuss the mechanisms based on the band structure modification by stress. The effectiveness of the stress engineering in future devices is also prospected.

    元の言語English
    ページ(範囲)301-305
    ページ数5
    ジャーナルJournal of the Vacuum Society of Japan
    51
    発行部数5
    DOI
    出版物ステータスPublished - 2008 1 1

    ASJC Scopus subject areas

    • Materials Science(all)
    • Instrumentation
    • Surfaces and Interfaces
    • Spectroscopy

    フィンガープリント Stress engineering for high-performance MOSFETs' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用