The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1

Inoue Hiroaki, Kenichiro Anjo, Junji Yamamoto, Jun Tanabe, Masaki Wakabayashi, Mitsuru Sato, Hideharu Amano, Kei Hiraki

研究成果: Conference contribution

3 被引用数 (Scopus)

抄録

A massively parallel processor called JUMP-1 has been developed to build an efficient cache coherent-distributed shared memory (DSM) on a large system with more than 1000 processors. Here, the dedicated processor called MBP (Memory Based Processor)-light to manage the DSM of JUMP-1 is introduced, and its preliminary performance with two protocol policies-update/invalidate-is evaluated. From results of its simulation, it appears that simple operations like the tag check and the collection/generation of acknowledgment packets are mostly processed by the hardware mechanisms in MBP-light without the aids of the core processor with both policies. Also, the buffer-register architecture adopted by the core processor in MBP-light is exploited enough to process a protocol transaction for both policies.

本文言語English
ホスト出版物のタイトルProceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation
出版社Institute of Electrical and Electronics Engineers Inc.
ページ268-275
ページ数8
ISBN(電子版)0769500870, 9780769500874
DOI
出版ステータスPublished - 1999
イベント7th Symposium on the Frontiers of Massively Parallel Computation, Frontiers 1999 - Annapolis, United States
継続期間: 1999 2 211999 2 25

出版物シリーズ

名前Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation

Other

Other7th Symposium on the Frontiers of Massively Parallel Computation, Frontiers 1999
CountryUnited States
CityAnnapolis
Period99/2/2199/2/25

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Modelling and Simulation

フィンガープリント 「The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル