Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation

Yohei Hasegawa, Shohei Abe, Katsuaki Deguchi, Masayasu Suzuki, Hideharu Amano

研究成果: Paper査読

抄録

Dynamically Reconfigurable Processor (DRP) developed by NEC Electronics is a coarse grain reconfigurable processor that selects a data path from the on-chip repository of sixteen circuit configurations, or contexts, to implement different logic on one single DRP chip. The impact of time-multiplexed execution to performance and cost is analyzed based on real designs including an IPsec router. The Parallelism Diagram which shows the required PEs in each step of the algorithm is introduced as the basis of the analysis, and models for performance and cost are shown. Evaluation results show that the time-multiplexed execution improves the performance per cost around 4.5 to 14 times than that of the case without time-multiplexed execution.

本文言語English
ページ数1
出版ステータスPublished - 2005 6 20
イベントACM/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays - FPGA 2005 - Monterey, CA, United States
継続期間: 2005 2 202005 2 22

Conference

ConferenceACM/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays - FPGA 2005
国/地域United States
CityMonterey, CA
Period05/2/2005/2/22

ASJC Scopus subject areas

  • コンピュータ サイエンス(全般)

フィンガープリント

「Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル