Trade-off analysis of fine-grained power gating methods for functional units in a CPU

Weihan Wang, Yuya Ohta, Yoshifumi Ishii, Kimiyoshi Usami, Hideharu Amano

研究成果: Conference contribution

4 引用 (Scopus)

抜粋

High-speed power gating (PG) techniques are useful for reducing leakage power of functional units in a CPU core. This paper analyzes trade off of functional units in a MIPS R3000 based processor with three fine-grained PG methods: the cell-based, row-based and ring-based. Compared with the cell-based PG technique, which was used in our previous work - Geyser-1 processor, the row-based and ring-based PG technique achieved much smaller area and less implemental cost with a certain additional delay to wake-up latency. The simulation results with benchmark programs show that all three methods can reduce leakage power by 28∼54% at 25C.

元の言語English
ホスト出版物のタイトルSymposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV
DOI
出版物ステータスPublished - 2012 7 25
イベント15th IEEE Symposium on Low-Powerand High-Speed Chips, COOL Chips XV - Yokohama, Japan
継続期間: 2012 4 182012 4 20

出版物シリーズ

名前Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV

Other

Other15th IEEE Symposium on Low-Powerand High-Speed Chips, COOL Chips XV
Japan
Yokohama
期間12/4/1812/4/20

ASJC Scopus subject areas

  • Computer Networks and Communications

フィンガープリント Trade-off analysis of fine-grained power gating methods for functional units in a CPU' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Wang, W., Ohta, Y., Ishii, Y., Usami, K., & Amano, H. (2012). Trade-off analysis of fine-grained power gating methods for functional units in a CPU. : Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV [6216587] (Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV). https://doi.org/10.1109/COOLChips.2012.6216587