Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology

Masahiro Kubo, Taro Kosaka, Takanori Miyawaki, Kota Ito, Nobuhiko Nakano

    研究成果: Conference contribution

    抜粋

    Patch-clamp measurement system is one of the useful techniques in the field of Electrophysiology. This technique makes it possible to measure ion current and is expected to contribution of the treatment of neurological disease and elucidation of the neuronal activity. In this paper, we propose multi-channel patch-clamp measurement system. The system is composed of I-V converter, parasitic components compensation circuit, programmable gain amplifier, anti-aliasing filter, multiplexer, and serial to parallel converter. The current-to-voltage conversion rate of the whole system is a maximum 379 Gohm. The input referred current noise is achieved 1.86 pArms in simulation, 2.09 pArms in measurement. In order to fine tune the cutoff frequency of entire system, the variable capacitance is used for the filter. It is possible to eliminate the influence of variations between the channels in a multi-channel system. The system was fabricated using the 0.18um CMOS process. 8-channel system is implemented in a chip size of 2.5 mm times 5 mm.

    元の言語English
    ホスト出版物のタイトル2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016
    出版者Institute of Electrical and Electronics Engineers Inc.
    ISBN(電子版)9781509006298
    DOI
    出版物ステータスPublished - 2017 1 18
    イベント2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016 - Phuket, Thailand
    継続期間: 2016 10 242016 10 27

    Other

    Other2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016
    Thailand
    Phuket
    期間16/10/2416/10/27

    ASJC Scopus subject areas

    • Computer Networks and Communications
    • Signal Processing
    • Instrumentation

    フィンガープリント Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Kubo, M., Kosaka, T., Miyawaki, T., Ito, K., & Nakano, N. (2017). Valiable frequency characteristics multi-channel on-chip patch-clamp system using 0.18 um CMOS technology. : 2016 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2016 [7824689] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISPACS.2016.7824689