Variable supply-voltage scheme for low-power high-speed CMOS digital design

Tadahiro Kuroda, Kojiro Suzuki, Shinji Mita, Tetsuya Fujita, Fumiyuki Yamane, Fumihiko Sano, Akihiko Chiba, Yoshinori Watanabe, Koji Matsuda, Takeo Maeda, Takayasu Sakurai, Tohru Furuyama

    研究成果: Article査読

    198 被引用数 (Scopus)

    抄録

    This paper describes a variable supply-voltage (VS) scheme. From an external supply, the VS scheme automatically generates minimum internal supply voltages by feedback control of a buck converter, a speed detector, and a timing controller so that they meet the demand on its operation frequency. A 32-b RISC core processor is developed in a 0.4-μm CMOS technology which optimally controls the internal supply voltages with the VS scheme and the threshold voltages through substrate bias control. Performance in MIPS/W is improved by a factor of more than two compared with its conventional CMOS design.

    本文言語English
    ページ(範囲)454-461
    ページ数8
    ジャーナルIEEE Journal of Solid-State Circuits
    33
    3
    DOI
    出版ステータスPublished - 1998 3

    ASJC Scopus subject areas

    • 電子工学および電気工学

    フィンガープリント

    「Variable supply-voltage scheme for low-power high-speed CMOS digital design」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

    引用スタイル