抄録
We propose low-power techniques for wireless three-dimensional Network-on-Chips (wireless 3-D NoCs), in which the connec-tions among routers on the same chip are wired while the routers on differ-ent chips are connected wirelessly using inductive-coupling. The proposed low-power techniques stop the clock and power supplies to the transmitter of the wireless vertical links only when their utilizations are higher than the threshold. Meanwhile, the whole wireless vertical link will be shut down when the utilization is lower than the threshold in order to reduce the power consumption of wireless 3-D NoCs. This paper uses an on-demand method, in which the dormant data transmitter or the whole vertical link will be ac-tivated as long as a flit comes. Full-system many-core simulations using power parameters derived from a real chip implementation show that the proposed low-power techniques reduce the power consumption by 23.4%-29.3%, while the performance overhead is less than 2.4%.
本文言語 | English |
---|---|
ページ(範囲) | 2753-2764 |
ページ数 | 12 |
ジャーナル | IEICE Transactions on Information and Systems |
巻 | E96-D |
号 | 12 |
DOI | |
出版ステータス | Published - 2013 12月 |
ASJC Scopus subject areas
- ソフトウェア
- ハードウェアとアーキテクチャ
- コンピュータ ビジョンおよびパターン認識
- 電子工学および電気工学
- 人工知能