XYZ-Randomization using TSVs for low-latency energy efficient 3D-NoCs

H. Nakahara, Ng Anh Vu Doan, R. Yasudo, H. Amano

研究成果: Conference contribution

1 被引用数 (Scopus)

抄録

In this paper, we propose a method to design low latency and low energy networks for 3D Network-on-Chip (3D-NoC). Recent many-core processors require low-latency interconnection networks since the increasing number of cores limits the network performance. To achieve high performance in such many-core chips, small-world or random networks have been applied in the NoC field. However, the actual diameters and average shortest path lengths (ASPL) of these networks are far from the theoretical lower bound. In this work, we propose an approach based on the graph theory to design ultra low-latency topologies. We introduce a method to design a network that has low values of diameter and ASPL, with configurable upper bound of wire length, called opt ASPL. We also show that irregular topology, such as the topology used in opt ASPL, has a higher average energy consumption than general regular topology like 3D torus. In NoCs, energy budget and link length are limited, and thus such parameters must be carefully considered. Therefore, we introduce a multi-objective optimization for the ASPL and energy consumption called opt A/e which can obtain the Pareto optimal set useful for NoC designers. In a router with 64 nodes per chips and 4 chips stacked with a 3D-NoC, our proposed network optimized for energy consumption has a lower ASPL by 26.8% and a lower energy consumption by 10.9% compared to a 3D torus.

本文言語English
ホスト出版物のタイトル2017 11th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2017
出版社Association for Computing Machinery, Inc
ISBN(電子版)9781450349840
DOI
出版ステータスPublished - 2017 10 19
イベント11th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2017 - Seoul, Korea, Republic of
継続期間: 2017 10 192017 10 20

出版物シリーズ

名前2017 11th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2017

Other

Other11th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2017
国/地域Korea, Republic of
CitySeoul
Period17/10/1917/10/20

ASJC Scopus subject areas

  • コンピュータ ネットワークおよび通信
  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学

フィンガープリント

「XYZ-Randomization using TSVs for low-latency energy efficient 3D-NoCs」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル